



FIG. 1B (PRIOR ART)

	VD	VG	VS	Vsub
READ	1 V	5 V	0 V	0 V
WRITE	5 V	10 V	0 V	0 V
ERASURE	OPEN	-7 V	6 V	0 V





Donesty a cherta




FIG. 4 (PRIOR ART)






FIG. 6A (PRIOR ART)




FIG. 6B (PRIOR ART)




FIG. 6C (PRIOR ART)






FIG. 6D (PRIOR ART)




BEVEED. EZBEDED



F1G. 7








Vdd **P6** TMin INTERNAL CIRCUIT INV N6 F I G. 9


RETELONE ACERTOR


































COCKETS "DELLOR


DRAFTSMAN



F 1 G. 17A








RING OSCILLATOR

F1G. 19




F I G. 20

CHELL GLEROE

DRAFTSMAN






F I G. 21

detend by acasade





F I G. 22